alainstas
Published © GPL3+

Piezoelectric strain gage temperature compensation with NTC

LTspice simulation of a temperature compension of a strain gage bridge with a fixed Vishay resistor/ NTC thermistor network

BeginnerProtip1 hour437
Piezoelectric strain gage temperature compensation with NTC

Things used in this project

Hardware components

NTCS0603 SMD thermistor 10 Kohms +/-1%
Vishay NTCS0603 SMD thermistor 10 Kohms +/-1%
×1
Vishay TNPW06031K2
×1
Vishay TNPW0603100R
×1

Story

Read more

Schematics

spice simulation for temp compensation of piezoresistive straingages

unzip and open it in LTspice

Code

spice model for piezoresistive straingages

Plain text
use it in LTspice /reprinted from https://www.researchgate.net/publication/297619389_A_SPICE_model_of_piezoresistive_strain_gages_using_engineering_parameters_for_signal_conditioning_circuits_design
*Simple Model for Piezoresistive Straingages
*The subcircuit straingage simulates the behavior of a straingage
*reproduced from  "a simple spice model of piezoresistive strain g ages using
*engineering parameters for signal-conditioning circuit design"
*by  Muranaka /Gongora-Rubio (see URL in project story)
* input controls (1 microstrain = 1 microvolt)
* / \| Output: floating impedance (pseudo-component)
* + -|/ \
.SUBCKT straingage 1 2 8 9 params: R0=1000, TCGF=-2.0E-3, TCR=1e-3
+ GF0=100
EBUFF 3 0 1 2 1
*The resistors R1 and R2 prevent the nodes 1 and 2 from floating
R1 1 0 10G
R2 2 0 10G
*The resistor R3 assures at least two connections to node 3
R3 3 0 10G
EOPA 5 0 3 4 10G
RIN 4 0 1
RF 5 4 RGF0 {GF0-1}
.MODEL RGF0 RES (R=1)
*Voltage controlled resistor
X5 5 0 6 7 9 VCR
*R1=R0*[1+TCR*DeltaTemp]
R4 7 8 Rsg {R0}
*R2=R0*[1+(TCR+TCGF)*DeltaTemp]
R5 6 0 Rref {R0}
.MODEL Rsg RES (R=1 TC1={TCR})
.MODEL RREF RES (R=1 TC1={TCR+TCGF})
.ENDS straingage
*Voltage controlled resistor: Rout=Rin*Vin
* control input: voltage
* | Resistor (connect other lead to ground)
* / \ | Output:floating impedance (pseudo-component)
* + - | / \
.SUBCKT VCR 1 2 3 4 5
eout 4 6 poly(2) (1,2) (3,0) 0 0 0 0 1
fcopy 0 3 vsense 1
rin 1 2 10G
vsense 6 5 0
.ENDS VCR
.END

Credits

alainstas
69 projects • 37 followers
product marketing engineer at Vishay. began to simulate in spice programs in 2014.

Comments